

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J113 MLB SCHEMATIC

10/03/14

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>


Page	Contents	Sync
1	Table of Contents	MASTER
2	BOM Configuration	241 MSLB 04/09/2013
3	BOM Variants	EC21 MSLB 11/18/2010
4	PD PARTS	MASTER
5	CPU GFX/NCTF/RSVD	241 MSLB 02/06/2013
6	CPU Misc/JTAG/CFG/RSVD	241 MSLB 04/02/2013
7	CPU DDR3/LPDDR3 Interfaces	241 MSLB 02/06/2013
8	CPU/PCH POWER	241 MSLB 04/09/2013
9	CPU/PCH GROUNDS	241 MSLB 02/06/2013
10	CPU Decoupling	WILL 243 01/08/2013
11	PCH Decoupling	241 MSLB 02/07/2013
12	PCH Audio/JTAG/SATA/CLK	241 MSLB 02/06/2013
13	PCH PM/PCI/GFX	241 MSLB 02/06/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	241 MSLB 02/06/2013
15	PCH GPIO/MISC/LPIO	241 MSLB 04/02/2013
16	CPU/PCH Merged XDP	241 MSLB 02/06/2013
17	Chipset Support	241 MSLB 02/06/2013
18	Project Chipset Support	241 MSLB 02/15/2013
19	DDR3 VREF MARGINING	241 MSLB 02/12/2013
20	LPDDR3 DRAM Channel A (0-31)	241 MSLB 02/06/2013
21	LPDDR3 DRAM Channel A (32-63)	241 MSLB 02/06/2013
22	LPDDR3 DRAM Channel B (0-31)	241 MSLB 02/06/2013
23	LPDDR3 DRAM Channel B (32-63)	241 MSLB 02/06/2013
24	LPDDR3 DRAM Termination	241 MSLB 02/06/2013
25	Thunderbolt Host (1 of 2)	241 MSLB 02/06/2013
26	Thunderbolt Host (2 of 2)	241 MSLB 02/06/2013
27	TBT Power Support	241 MSLB 02/06/2013
28	Thunderbolt Connector A	241 MSLB 02/07/2013
29	Wireless Connector	241 MSLB 02/06/2013
30	SSD Connector	241 MSLB 04/09/2013
31	Camera 1 of 2	241 MSLB 04/02/2013
32	Camera 2 of 2	241 MSLB 03/20/2013
33	SD READER CONNECTOR	MASTER 07/01/2011
34	SD CONTROLLER (GL3219)	MASTER 10/11/2010
35	External A USB3 Connector	241 MSLB 02/07/2013
36	IPD Connector	241 MSLB 02/12/2013
37	SMC	241 MSLB 02/06/2013
38	SMC Shared Support	241 MSLB 02/06/2013
39	SMC Project Support	241 MSLB 02/06/2013
40	SMBus Connections	241 MSLB 02/06/2013
41	High Side Current Sensing	241 MSLB 03/28/2013
42	Voltage & Load Side Current Sensing	241 MSLB 03/28/2013
43	Debug Sensors 1	241 MSLB 03/28/2013
44	Thermal Sensors	241 MSLB 02/06/2013
45	Fan	241 MSLB 02/06/2013

Page	Contents	Sync
46	LPC+SPI Debug Connector	04/02/2013
47	Audio: Speaker Amp	04/26/2013
48	Battery Connector	NAUTER
49	DC-In & G3H Supply	02/06/2013
50	PBus Supply & Battery Charger	05/21/2013
51	CPU VR12.6 VCC Regulator IC	04/09/2013
52	CPU VR12.5 VCC Power Stage	05/21/2013
53	LPDDR3 Supply	05/21/2013
54	5V S4RS3 / 3.3V S5 Power Supply	09/17/2012
55	1.05V S0 Power Supply	05/21/2013
56	LCD/KBD Backlight Driver	02/06/2013
57	Misc Power Supplies	02/06/2013
58	Power FETs	02/06/2013
59	Power Control	02/06/2013
60	Internal DisplayPort Connector	02/06/2013
61	Left I/O (LIO) Connector	11/13/2012
62	Power Aliases	01/30/2013
63	Signal Aliases	08/30/2012
64	Func Test / No Test	02/01/2013
65	Project FCT/NC/Aliases	09/13/2012
66	PCB Rule Definitions	10/24/2012
67	CPU Constraints	09/25/2012
68	PCH Constraints 1	11/13/2012
69	PCH Constraints 2	12/14/2012
70	Memory Constraints	09/25/2012
71	Thunderbolt Constraints	09/25/2012
72	Camera Constraints	01/30/2013
73	SMC Constraints	09/25/2012
74	Project Specific Constraints	12/07/2012
75	Project Specific Constraints	09/25/2012
76	Reference	07/03/2013

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051 00385	1	SCHEM MLB J43A	SCH	CRITICAL	
820 00165	1	PCBF MLB J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>		DRAWING NUMBER		SIZE	
 Apple Inc.		<SCH_NUM>		D			
		REVISION					
		<E4LABEL>					
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE		1 OF 121			
		SHEET		1 OF 76			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:PVT,MLB_PROGPARTS
MLB_MISC	PP5V5 DCIN NO TWTRV P15V EDP CAM XTAL NO CAM WAKE NO APLCRQ ISOL TPAD INTWAKE SHARED USB PWR S3 SD ON MLB VCORE FETS SSD LPFR S3
MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVRF_DAC,S0PGOOD_ISL,DBGLEED,ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	XDP,SAMCONN
MLB_DEBUG:PVT	BKLT:PROD,XDP,SAMCONN,ISNS:ENG,DBGLEED,XDP_CONN
MLB_DEBUG:PROD	BKLT:PROD,SAMCONN,XDP,ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS : ENG	CPU NO LINKING OPTION LINKING SHAK LINKING PAYER LINKING AIRPORT LINKING AND LINKING LITERALLY LINKING PAYERS LINKING PERST LINKING OTHER NO LINKING CAN LINKING OPTION LINKING PARAG LINKING
ISNS : PROD	CPU NO LINKING OPTION LINKING SHAK LINKING PAYER LINKING AIRPORT LINKING AND LINKING LITERALLY LINKING NO PAYERS LINKING PERST LINKING OTHER NO LINKING CAN LINKING OPTION LINKING PARAG LINKING

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB
DDR3:MICRON_8GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:MICRON_8GB
DDR3:HYNIX_16GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:HYNIX_16GB
DDR3:SAMSUNG_16GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:SAMSUNG_16GB
DDR3:ELPIDA_16GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:ELPIDA_16GB
DDR3:MICRON_16GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:MICRON_16GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	EXFOM 4MBIT SPI 50MHZ 1 BY UCODE	U2890	CRITICAL	TBTROM:BLANK
341S00159	1	T29 EXFOM PALCOS RIDGE(V27 1) PRGMO 0 J110/J113	U2890	CRITICAL	TBTROM:PROG
338S1214	1	IC UNCL2 RI 40MHZ/50MHZ MCU 1578UA	U5000	CRITICAL	SMC:BLANK
335S00006	1	IC SERIAL FLASH 64 MBIT 3V WSON QW 1	U6100	CRITICAL	BOOTROM MAC BLANK
335S00007	1	IC SERIAL FLASH 64 MBIT 3V WSON QW 1	U6100	CRITICAL	BOOTROM NUM BLANK
341S00153	1	IC XFI ROM(V0108) PHOTO 0 J110/J113	U6100	CRITICAL	BOOTROM:PROG

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00029	1	ROW Q099 D0 1 8 15W 2+2 0 7 4M R1168	U0500	CRITICAL	CPU: 2.1GHZ
337S00073	1	ROW Q099 D0 1 6 15W 2+2 0 6 4M R1168	U0500	CRITICAL	CPU: 1.6GHZ
338S00069	1	1C TET FR 2C 288 12x12 PC CSP TRAY	U2800	CRITICAL	
338S1264		1C RCM15700ADKFE84G 32 CMA 6X8 20SPCMA	U3900	CRITICAL	
607-6811	1	ASSEMBLY SUBASSY PCB4 HALL EFFECT K99	J6955	CRITICAL	J113_MLB
946-5477	1	UV GLUE MLB 241 243	GLUE	CRITICAL	
825-7987	1	LABEL,MLB,J41/J43	NEW_LABEL		
376S00036	2	MOSFET N CH 30V 52A 5 9M 8P 3 3X3 3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S00037		MOSFET N CH 30V 64A 3 5M 8P 3 3X3 3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1194	2	MOSFET N CH 30V 15 3A 12M 8P 3 3X3 3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET N CH 30V 22A 6 0M 8P 3 3X3 3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL		

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	1C SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE HYUNIK 4GB
333S0681	4	1C SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE HYUNIK 8GB
333S00001	4	1C SDRAM 238M 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE SAMSUNG 4GB
333S00003	4	1C SDRAM 238M 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE SAMSUNG 8GB
333S0793	4	1C SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 4GB
333S0791	4	1C SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 8GB
333S0793	4	1C SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE MICRON 4GB
333S0791	4	1C SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE MICRON 8GB
333S0789	4	1C SDRAM 256m 32GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Washers all for Washers dual
376S1129	376S0855		ALL	WSP all for Washers dual
376S1089	376S1128		ALL	WSP all for Washers single
138S0684	138S0660		ALL	Washers all to Tokyo Washers
138S0703	138S0648		ALL	Washers all to Tokyo Washers
152S0586	152S1301		ALL	Washers/Washers all to Cypress
372S0186	372S0185		ALL	WSP all to Washers
197S0479	197S0478		ALL	200W Washers all to HSB
376S1053	376S0604		ALL	Washers all to Fairchild
371S0713	371S0558		ALL	Washers all to ST Micro
128S0371	128S0376		ALL	Washers all to Renesas
152S1821	152S1757		ALL	Cypress Washers all to HSB
197S0480	197S0343		ALL	HSB Washers all to WSP
197S0481	197S0343		ALL	Agilent Washers all to WSP
107S0254	107S0241		ALL	Cypress Washers W all to TSP
353S3452	353S1286		ALL	Washers all to Microware
128S0386	128S0284		ALL	Washers all to Renesas
128S0397	128S0325		ALL	Washers all to Renesas
377S0155	377S0104		ALL	Washers all to Infineon
128S0398	128S0220		ALL	Washers all to Renesas
197S0542	197S0544		ALL	WSP all to WSP
197S0545	197S0544		ALL	Agilent all to WSP
138S0681	138S0638		ALL	Tokyo Washers all to Renesas
138S0841	138S0638		ALL	Washers all to Renesas
376S00014	376S0761		ALL	Washers all to Vishay
152S1876	152S1804		ALL	TSP all to Tokyo
107S0255	107S0240		ALL	Cypress all to TSP
107S0250	107S0248		ALL	Cypress all to TSP
870-5074	870-1938		ALL	ALL PARTS FOR W & CAP
860-3428	860-1327		ALL	ALL STANDOFF W & WELLS
333S0787	333S0677	DRAM TYPE HYBRID 4GB	ALL	ALL STANDOFF W & WELLS
860-3690	860-1328		ALL	ALL STANDOFF W & WELLS
333S0785	333S0681	DRAM TYPE HYBRID 8GB	ALL	ALL STANDOFF W & WELLS
353S3814	353S3812		ALL	ALL TEST POINT BOX
311S00008	311S0271		ALL	ALL AND DATA
311S00007	311S0426		ALL	ALL DRILL HOPPER
311S00015	311S0450		ALL	ALL 2-100T AND
311S00013	311S0508		ALL	ALL DRILL HOPPER
311S00014	311S0515		ALL	ALL DRILL HOPPER
353S00133	353S2741		ALL	ALL PER CUST SW


SYNCH MASTER#J43 MLB		SYNCH DATE#01/17/2013	
PAGE# TITLE			
BOM Configuration			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I MAY NOT DISCLOSE THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		PAGE	2 OF 121
		SHEET	2 OF 76

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN TOPSIDE ALT .041/.043	TBTOPSIDE 2P FENCE	CRITICAL	
806-5108	1	CAN TOPSIDE COVER ALT .041/.043	TBTOPSIDE 2P COVER	CRITICAL	
806-3142	1	CAN TBT .011/.013	TBTFENCE	CRITICAL	
806-3215	1	CAN COVER TBT .011/.013	TBTCOVER	CRITICAL	
806-3216	1	CAN MDP .011/.013	MDPCAN	CRITICAL	
806-3083	1	SHLD USB MLR .011/.013	USBCAN	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins



DisplayPort Pogo





USB/SD Card Pogo





Can Slots





2x TBT pin diodes




2x MDP Connector




2x TBT chip





2x USB Connector





These can be placed close to J1800
and are only for debug access










SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
CPU/PCH POWER			
	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
	BRANCH	<BRANCH>	
	PAGE	8 OF 121	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		SHEET	8 OF 76






LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Sрни, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE		PCH Decoupling	
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<BRANCH>	
II NOT TO REPRODUCE OR COPY IT		PAGE	12 OF 121
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	11 OF 76
IV ALL RIGHTS RESERVED			



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
PCH Audio/JTAG/SATA/CLK			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	13 OF 121
		SHEET	12 OF 76

D

D

C


C

B




B

A

A





SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.



SYNC MASTER=J43 MLB		SYNC DATE=03/20/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	14 OF 121
		SHEET	13 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals




Non-XDP Signals




NOTE: Must not short XDP pins together!

Unused & MLB_RAMCFGx GPIOs have TPs.
USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
NOTE: Should force PCH GPIO147 high to ensure TBT router powered to avoid leakage/clamping of signals.
SSD_PCIEx_SEL_L straps are connected via 1k to common net.
LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=WILL_J43		SYNC DATE=12/17/2012	
PAGE TITLE		CPU/PCH Merged XDP	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	18 OF 121
		SHEET	16 OF 76



System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power
Must be powered if any VDDIO is powered.

CAM XTAL Power

TBT XTAL Power

PCH Reset Button

Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).


PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD

PCH PWROK Generation

SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	19 OF 121
		SHEET	17 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



D

C

B

A

D

C

B

A

SYNC MASTER=J43 MLB

SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

20 OF 121

SHEET

18 OF 76

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) 7.7mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

PP3V3_S3

R2218

PP3V3_S3_VREFMRGN_DAC

DDRVRREF_DAC

C2200

SMBUS_PCH_CLK

SMBUS_PCH_DATA

Addr=0x98 (WR) / 0x99 (RD)

VDD

VOUTA

VOUTB

VOUTC

VOUTD

VOUTE

VOUTF

VOUTG

VOUTH

VOUTI

VOUTJ

VOUTK

VOUTL

VOUTM

VOUTN

VOUTO

VOUTP

VOUTQ

VOUTR

VOUTS

VOUTT

VOUTU

VOUTV

VOUTW

VOUTX

VOUTY

VOUTZ

VOUTAA

VOUTAB

VOUTAC

VOUTAD

VOUTAE

VOUTAF

VOUTAG

VOUTAH

VOUTAI

VOUTAJ

VOUTAK

VOUTAL

VOUTAM

VOUTAN

VOUTAO

VOUTAP

VOUTAQ

VOUTAR

VOUTAS

VOUTAT

VOUTAU

VOUTAV

VOUTAW

VOUTAX

VOUTAY

VOUTAZ

VOUTBA

VOUTBB

VOUTBC

VOUTBD

VOUTBE

VOUTBF

VOUTBG

VOUTBH

VOUTBI

VOUTBJ

VOUTBK

VOUTBL

VOUTBM

VOUTBN

VOUTBO

VOUTBP

VOUTBQ

VOUTBR

VOUTBS

VOUTBT

VOUTBU

VOUTBV

VOUTBW

VOUTBX

VOUTBY

VOUTBZ

VOUTCA

VOUTCB

VOUTCC

VOUTCD

VOUTCE

VOUTCF

VOUTCG

VOUTCH

VOUTCI

VOUTCJ

VOUTCK

VOUTCL

VOUTCM

VOUTCN

VOUTCO

VOUTCP

VOUTCQ

VOUTCR

VOUTCS

VOUTCT

VOUTCU

VOUTCV

VOUTCW

VOUTCX

VOUTCY

VOUTCZ

VOUTDA

VOUTDB

VOUTDC

VOUTDD

VOUTDE

VOUTDF

VOUTDG

VOUTDH

VOUTDI

VOUTDJ

VOUTDK

VOUTDL

VOUTDM

VOUTDN

VOUTDO

VOUTDP

VOUTDQ

VOUTDR

VOUTDS

VOUTDT

VOUTDU

VOUTDV

VOUTDW

VOUTDX

VOUTDY

VOUTDZ

VOUTEA

VOUTEB

VOUTEC

VOUTED

VOUTEE

VOUTEF

VOUTEG

VOUTEH

VOUTEI

VOUTEJ

VOUTEK

VOUTEL

VOUTEM

VOUTEN

VOUTEO

VOUTEP

VOUTEQ

VOUTER

VOUTES

VOUTET

VOUTEU

VOUTEV

VOUTEW

VOUTEX

VOUTEY

VOUTEZ

VOUTFA

VOUTFB

VOUTFC

VOUTFD

VOUTFE

VOUTFF

VOUTFG

VOUTFH

VOUTFI

VOUTFJ

VOUTFK

VOUTFL

VOUTFM

VOUTFN

VOUTFO

VOUTFP

VOUTFQ

VOUTFR

VOUTFS

VOUTFT

VOUTFU

VOUTFV

VOUTFW

VOUTFX

VOUTFY

VOUTFZ

VOUTGA

VOUTGB

VOUTGC

VOUTGD

VOUTGE

VOUTGF

VOUTGG

VOUTGH

VOUTGI

VOUTGJ

VOUTGK

VOUTGL

VOUTGM

VOUTGN

VOUTGO

VOUTGP

VOUTGQ

VOUTGR

VOUTGS

VOUTGT

VOUTGU

VOUTGV

VOUTGW

VOUTGX

VOUTGY

VOUTGZ

VOUTH A

VOUTH B

VOUTH C

VOUTH D

VOUTH E

VOUTH F

VOUTH G

VOUTH H

VOUTH I

VOUTH J

VOUTH K

VOUTH L

VOUTH M

VOUTH N

VOUTH O

VOUTH P

VOUTH Q

VOUTH R

VOUTH S

VOUTH T

VOUTH U

VOUTH V

VOUTH W

VOUTH X

VOUTH Y

VOUTH Z

VOUTH AA

VOUTH AB

VOUTH AC

VOUTH AD

VOUTH AE

VOUTH AF

VOUTH AG

VOUTH AH

VOUTH AI

VOUTH AJ

VOUTH AK

VOUTH AL

VOUTH AM

VOUTH AN

VOUTH AO

VOUTH AP

VOUTH AQ

VOUTH AR

VOUTH AS

VOUTH AT

VOUTH AU

VOUTH AV

VOUTH AW

VOUTH AX

VOUTH AY

VOUTH AZ

VOUTH BA

VOUTH BB

VOUTH BC

VOUTH BD

VOUTH BE

VOUTH BF

VOUTH BG

VOUTH BH

VOUTH BI

VOUTH BJ

VOUTH BK

VOUTH BL

VOUTH BM

VOUTH BN

VOUTH BO

VOUTH BP

VOUTH BQ

VOUTH BR

VOUTH BS

VOUTH BT

VOUTH BU

VOUTH BV

VOUTH BW

VOUTH BX

VOUTH BY

VOUTH BZ

VOUTH CA

VOUTH CB

VOUTH CC

VOUTH CD

VOUTH CE

VOUTH CF

VOUTH CG

VOUTH CH

VOUTH CI

VOUTH CJ

VOUTH CK

VOUTH CL

VOUTH CM

VOUTH CN

VOUTH CO

VOUTH CP


VOUTH CQ


VOUTH CR

VOUTH CS


VOUTH CT

U2300
LPDDR3-16GB
FBGA




SYNCH MASTER=J41 MLB		SYNCH DATE=02/06/2013	
PAGE TITLE			
LPPDDR3 DRAM Channel A (0-31)			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		23 OF 121	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		20 OF 76	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


LPDDR3 CHANNEL A (32-63)



PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A		(32-63)	
	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
Apple Inc.	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		24 OF 121	
SHEET		21 OF 76	

LPDDR3 CHANNEL B (0-31)




U2600
LPDDR3-16GB
FBGA
(1 QF 2)


CA0
DQ0
PP1V8_S3
A3


<MEM_B DO<32>


 63


U2601
LPDDR3-16GB
FBGA
(2 QF 2)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
	DRAWING NUMBER		SHEET
	<SCH_NUM>		D
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		26 OF 121	
SHEET		23 OF 76	







EDP current / power consumption figures copied from R68 schematic (Rev 2 dated October 28 2012 not available on IBL)


SYMC PARTSHEETED BY		SYMC DATE=12/17/2015	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	29 OF 121
		SHEET	26 OF 76


Page Notes


Power aliases required by this page
=PPVIN SW TBTBST (8 13V Boost Input)
=PP15V TBT REG (15V Boost Output)

Signal aliases required by this page
(NONE)

BCM options provided by this page
(NONE)



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	30 OF 121
		SHEET	27 OF 76



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880145	2	RES WEL FILAM 1/20W 17 8K 1 0201 GND LF	R3210 R3213		TBTHV P12V
11880145	2	RES WEL FILAM 1/20W 17 8K 1 0201 GND LF	R3211 R3214		TBTHV P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A

SYMC PART#CT10 RE
PAGE TITLE

SYMC DATE=10/26/2015

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER
<SCH_NUM> D


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
32 OF 121


SHEET
28 OF 76


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





3.3V WLAN Switch


Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Wireless Connector			
	Apple Inc.		
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	35 OF 121
		SHEET	29 OF 76





SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
SSD Connector			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		30 OF 76	








Camera 2 of 2		DRAWING NUMBER		SIZE
Apple Inc.		<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY:		REVISION		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		40 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET		32 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				





SYNC MASTER-MASTER		SYNC DATE=07/01/2011	
PAGE TITLE		SD READER CONNECTOR	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	44 OF 121
		SHEET	33 OF 76




















SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

High Side Current Sensing

Apple Inc.

DRAWING NUMBER

SIZE

<SCH_NUM>

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

54 OF 121

SHEET

41 OF 76

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5541		CPUVR ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5561		P1V05 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5595		P3V3S5 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5575		CPUDDR ISNS NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

Voltage & Load Side Current Sensing


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
55 OF 121
SHEET
42 OF 76

ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the mininum current threshold at 0.100mA

Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter




Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mV = 0.687A from battery
Hysteresis TBD based on RC value changes

Gain: 50x
Scale: 2A / V
Max VOut: 3.3V at 6.6A


Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5675	CRITICAL	PANEL ISNS NO


SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE		Debug Sensors 1	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	56 OF 121
		SHEET	43 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





TBT,MLB Bottom Proximity Sensors





TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			











SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	SIZE
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 121
		SHEET	46 OF 76





13" SPECIFIC
Battery Connector






SYMC MASTER-#43 MLS		SYMC DATE-09/11/2011	
PAGE TITLE			
DC-In & G3H Supply			
	Apple Inc.	DRAWING NUMBER	SHEET
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I NOT TO REPRODUCE OR COPY IT		70 OF 121	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		49 OF 76	





Vout = 1.85V max
32A max output
f = 700kHz



D

C

B

A


D


C


B

A



1.05V S0 Regulator





SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
1.05V S0 Power Supply			
		Apple Inc.	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE			
76 OF 121			
SHEET		55 OF 76	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES THIN FILM 1/16W 10.2 OHM 0.1 0402 SM	R7717 R7718 R7719		BKLT:ENG
103S0198	3	RES THIN FILM 1/16W 10.2 OHM 0.1 0402 SM	R7720 R7721 R7722		BKLT:ENG




SYNCH MASTER~J43 MLB		SYNCH DATE~09/13/2012	
PAGE TITLE			
LCD/KBD Backlight Driver			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	77 OF 121
		SHEET	56 OF 76



SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	78 OF 121
		SHEET	57 OF 76







Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector

FUNC TEST		
TRUE	PP3V3 WLAN	29 37 38 39 41
TRUE	WIFI EVENT L	29 37 38
TRUE	PCIE AP R2D N	29 69
TRUE	PCIE AP R2D P	29 69
TRUE	PCIE CLK100M AP N	12 29 69
TRUE	PCIE CLK100M AP P	12 29 69
TRUE	PCIE AP D2R P	14 29 69
TRUE	PCIE AP D2R N	14 29 69
TRUE	PCIE WAKE L	13 29 31
TRUE	AP RESET CONN L	29
TRUE	AP CLKREQ Q L	29
TRUE	USB BT CONN P	29 68
TRUE	USB BT CONN N	29 68
TRUE	PP3V3 S4	25 26 27 28 33 36 38
(Need to add 8 GND TPs)		

J3700: SSD Connector

FUNC TEST		
TRUE	PP3V3 S0SW SSD FLT	(Need 5 TPs) 30
TRUE	PCIE SSD R2D N<3..0>	30 67
TRUE	PCIE SSD R2D P<3..0>	30 67
TRUE	PP3V3 S0	62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
TRUE	SSD RESET CONN L	25 30 35 38 39 40 41
TRUE	SSD CLKREQ CONN L	62 64 65 74 30
TRUE	SMC OOB1 R2D CONN L	30
TRUE	SMC OOB1 D2R CONN L	30
TRUE	SSD PCIE SEL L	30
TRUE	SSD SR EN L	15 30
TRUE	SMC PWRFAIL WARN L	30 37
TRUE	SSD PWR EN	15 30 58 59
TRUE	PCIE SSD D2R N<3..0>	12 30 67
TRUE	PCIE SSD D2R P<3..0>	12 30 67
TRUE	PCIE CLK100M SSD N	12 30 67
TRUE	PCIE CLK100M SSD P	12 30 67
(Need to add 6 GND TPs)		

J4002: Camera Connector

FUNC TEST		
TRUE	MIPI CLK CONN N	32 72
TRUE	MIPI CLK CONN P	32 72
TRUE	CAM SENSOR WAKE L CONN	32
TRUE	MIPI DATA CONN N	32 72
TRUE	MIPI DATA CONN P	32 72
TRUE	SMBUS SMC 1 S0 SDA	14 32 37 40 43 44 69
TRUE	SMBUS SMC 1 S0 SCL	73 32 37 40 43 44 69
TRUE	I2C CAM SCK	31 32
TRUE	I2C CAM SDA	31 32
TRUE	PP5V S3RS0 ALSCAM F	(Need 2 TPs) 32
(Need to add 2 GND TPs)		

J6100: LPC+SPI Connector

FUNC TEST		
TRUE	SPI ALT IO2 WP L	46
TRUE	SPI ALT IO3 HOLD L	46
TRUE	LPC AD<3..0>	14 37 69
TRUE	SPI ALT IO0 MOSI	46
TRUE	XDP LPCPLUS GPIO	15 16
TRUE	LPCPLUS RESET L	69
TRUE	SMC TDO	37 38
TRUE	TP SMC TRST L	37 38
TRUE	TP SMC MD1	37 38
TRUE	SMC TX L	37 38
TRUE	SPI ALT IO1 MISO	46
TRUE	LPC FRAME L	14 37 69
TRUE	SPIROM USE MLB	15 46
TRUE	PM CLKRUN L	13 37
TRUE	SPI ALT CLK	46
TRUE	SPI ALT CS L	46
TRUE	LPC SERIRQ	15 37
TRUE	LPC PWRDWN L	13 37
TRUE	SMC TDI	37 38
TRUE	SMC TCK	37 38 46
TRUE	SMC RESET L	37 38 46 50
TRUE	SMC ROMBOOT	37 38
TRUE	SMC RX L	37 38
TRUE	SMC TMS	37 38 46
(Need to add 6 GND TPs)		

J6000: Fan Connector

FUNC TEST		
TRUE	PP5V S0	36 37 38 61 65
TRUE	FAN RT TACH	45
TRUE	FAN RT PWM	45
(Need to add 1 GND TP)		

J4800: IPD Flex Connector

FUNC TEST		
TRUE	SMC L1D	36 37 38 61 65
TRUE	TPAD SPI MISO R	36
TRUE	USB TPAD P	14 36 68
TRUE	USB TPAD N	14 36 68
TRUE	TPAD SPI CLK R	36
TRUE	TPAD WAKE L	36
TRUE	TPAD SPI MOSI R	36
TRUE	PP3V3 S4 IPD	36
TRUE	TPAD SPI CS R L	36
TRUE	TPAD SPI IP EN CONN	36
TRUE	TPAD SPI INT S4 WAKE L CONN	36
TRUE	PP5V S4 IPD	36
TRUE	TPAD USB IP EN CONN	36
TRUE	SMBUS SMC 3 SDA	36 37 40 44 73
TRUE	SMBUS SMC 3 SCL	36 37 40 44 73
TRUE	SMC LSOC RST L	36 38
TRUE	PP3V42 G3H	17 30 35 36 37 38 40 46 49 50
TRUE	SMC ONOFF L	36 37 38
(Need to add 5 GND TPs)		

J7000: DC-In Connector

FUNC TEST		
TRUE	PPDCIN G3H	(Need 4 TPs) 49 50 62 64
TRUE	PP5V S4RS3	(Need 3 TPs) 32 35 47 49 54 55 58 62
(Need to add 5 GND TPs)		

J6404: Speaker Connector

FUNC TEST		
TRUE	SPKRAMP ROUT P	47 74
TRUE	SPKRAMP ROUT N	47 74
(Need to add 3 GND TPs)		

J6950: Battery Connector

FUNC TEST		
TRUE	PPVBAT G3H CONN	(Need 4 TPs) 48 50
TRUE	SMBUS SMC 5 G3 SCL	37 40 48 50 73
TRUE	SMBUS SMC 5 G3 SDA	37 40 48 50 73
TRUE	SYS DETECT L	48
(Need to add 4 GND TPs near J7050 and 1 for shield)		

J8300: Internal DP Connector

FUNC TEST		
TRUE	PPHV S0SW LCDCLKLT	(Need 2 TPs) 56 69 62
TRUE	LED RETURN 6	56 60
TRUE	LED RETURN 5	56 60
TRUE	LED RETURN 4	56 60
TRUE	LED RETURN 3	56 60
TRUE	LED RETURN 2	56 60
TRUE	LED RETURN 1	56 60
TRUE	DP INT HPD CONN	60
TRUE	I2C TCON SDA R	60
TRUE	I2C TCON SCL R	60
TRUE	PP3V3 S0SW LCD UF	(Need 2 TPs) 60
TRUE	DP INT AUX CH C N	60 67
TRUE	DP INT AUX CH C P	60 67
TRUE	DP INT ML P<0>	60 67
TRUE	DP INT ML N<0>	60 67
(Need to add 5 GND TPs)		

J7715: KB KBLT Connector

FUNC TEST		
TRUE	KBDLED ANODE	56
TRUE	KBDLED FB	56
(Need to add 2 GND TPs)		

J1800: XDP Connector

FUNC TEST		
TRUE	XDP CPU TCK	6 16 67
TRUE	XDP PCH TCK	12 16 69
TRUE	XDP CPU TDI	6 16 67
TRUE	XDP CPU TDO	6 16 67
TRUE	XDP CPUPECH TRST L	6 12 16 67
TRUE	XDP CPU TMS	6 16 67
TRUE	XDP PCH TMS	12 16 69
TRUE	XDP PCH TDI	12 16 69
TRUE	XDP PCH TDO	12 16 69
TRUE	XDP CPU PRDQ L	6 16 67
TRUE	XDP CPU VCCST PWRGD	16
TRUE	PM RSMRST L	13 59
TRUE	XDP SYS PWROK	16
TRUE	PM SYSRST L	13 17 37
TRUE	CPU CFG<3>	6 16 67
TRUE	PP1V05 S0	6 8 11 15 16 17 38 42 51 55 58 59 62 64
(Need to add 2 GND TPs)		

Misc Voltages & Control Signals


FUNC TEST		
TRUE	PPBUS G3H	27 41 42 49 50 56 62
TRUE	PPVIN SW TBTBST	62
TRUE	PPBUS S5 HS COMPUTING ISNS	41 51 52 53 55 62
TRUE	PPDCIN G3H	49 50 62 64
TRUE	PP3V42 G3H	17 30 35 36 37 38 40 46 49 50 59 61 62 64 45
TRUE	PPVRTC G3H	8 12 13 17 62
TRUE	PP3V3 S5	8 11 13 15 16 17 18 28 29 34 42 57 58 59 60 62 74
TRUE	PP3V3 SUS	9 11 14 18 46 57 58 59 62
TRUE	PP3V3 S3	15 18 19 33 36 40 41 58 62
TRUE	PP3V3 S0	62 64 65 74
TRUE	PP3V3 S0SW SSD	58 60 61 62 64 45 46 48 49 50 56 58 60 62 64
TRUE	PP1V5 S0	8 57 58 59 62
TRUE	PP1V05 S0	6 8 11 15 16 17 38 42 51 55 58 59 62 64
TRUE	PP15V TBT	27 28 62
TRUE	PP3V3 TBTLC	17 18 25 26 62
TRUE	PP1V05 TBT	26
TRUE	PPVCC S0 CPU	8 10 42 52 62
TRUE	PP1V05 TBTCLIO	26 62
TRUE	PPBUS S5 HS OTHER ISNS	41 54 62
TRUE	PPDCIN G3H ISOL	42 49 50 62
TRUE	PP3V3 S4	25 26 27 29 33 36 38 39 58 62 64
(Need to add 27 GND TPs)		

NO TEST MAKE BASE

64	NC PCIE CLK100M SDP	TRUE	TRUE	NC PCIE CLK100M SDP	64
64	NC PCIE CLK100M SDN	TRUE	TRUE	NC PCIE CLK100M SDN	64
64 12	NC PCIE CLK100M FWP	TRUE	TRUE	NC PCIE CLK100M FWP	12 64
64 12	NC PCIE CLK100M FWN	TRUE	TRUE	NC PCIE CLK100M FWN	12 64
64 14	NC PCIE FW D2RP	TRUE	TRUE	NC PCIE FW D2RP	14 64
64 14	NC PCIE FW D2RN	TRUE	TRUE	NC PCIE FW D2RN	14 64
64 14	NC PCIE FW R2D CP	TRUE	TRUE	NC PCIE FW R2D CP	14 64
64 14	NC PCIE FW R2D CN	TRUE	TRUE	NC PCIE FW R2D CN	14 64
64 14	NC USB IRP	TRUE	TRUE	NC USB IRP	14 64
64 14	NC USB IRN	TRUE	TRUE	NC USB IRN	14 64
64 14	NC USB CAMERAP	TRUE	TRUE	NC USB CAMERAP	14 64
64 14	NC USB CAMERAN	TRUE	TRUE	NC USB CAMERAN	14 64
64 14	NC USB SDP	TRUE	TRUE	NC USB SDP	14 64
64 14	NC USB SDN	TRUE	TRUE	NC USB SDN	14 64
67	DP INT ML C P<3..1>	TRUE	TRUE	NC INT ML CP<3..1>	5
67	DP INT ML C N<3..1>	TRUE	TRUE	NC INT ML CN<3..1>	5
64 12	NC HDA SDIN1	TRUE	TRUE	NC HDA SDIN1	12 64
64 13	NC PCI PME L	TRUE	TRUE	NC PCI PME L	13 64
64 14	NC CLINK CLK	TRUE	TRUE	NC CLINK CLK	14 64
64 14	NC CLINK DATA	TRUE	TRUE	NC CLINK DATA	14 64
64 14	NC CLINK RESET L	TRUE	TRUE	NC CLINK RESET L	14 64
64 37	NC SMC SYS LED	TRUE	TRUE	NC SMC SYS LED	37 64
64	NC IR RX OUT RC	TRUE	TRUE	NC IR RX OUT RC	64
64	NC USB SMCN	TRUE	TRUE	NC USB SMCN	64
64	NC SMC GFXTMP	TRUE	TRUE	NC SMC GFXTMP	64
64 37	NC SMC GFXTMP L	TRUE	TRUE	NC SMC GFXTMP L	37 64
64 37	NC SMC FAN 1 CTL	TRUE	TRUE	NC SMC FAN 1 CTL	37 64
64 37	NC SMC FAN 1 TACH	TRUE	TRUE	NC SMC FAN 1 TACH	37 64
64 37	NC SMC FAN 5 CTL	TRUE	TRUE	NC SMC FAN 5 CTL	37 64
64	NC ENET ASF GPIO	TRUE	TRUE	NC ENET ASF GPIO	64
64	NC SMC MPMS LED PWR	TRUE	TRUE	NC SMC MPMS LED PWR	64
64	NC SMC MPMS LED CHG	TRUE	TRUE	NC SMC MPMS LED CHG	64
64 37	NC SMC T25 EN L	TRUE	TRUE	NC SMC T25 EN L	37 64
64 37	NC SMC DP HPD L	TRUE	TRUE	NC SMC DP HPD L	37 64
64 37	NC SMBUS SMC 4 ASF SCL	TRUE	TRUE	NC SMBUS SMC 4 ASF SCL	37 64
64 37	NC SMBUS SMC 4 ASF SDA	TRUE	TRUE	NC SMBUS SMC 4 ASF SDA	37 64
64 37	NC BDV BKL PWM	TRUE	TRUE	NC BDV BKL PWM	37 64
71	TBT B R2D C P<1..0>	TRUE	TRUE	NC TBT B R2D CP<1..0>	25
71	TBT B R2D C N<1..0>	TRUE	TRUE	NC TBT B R2D CN<1..0>	25
71	TBT B D2R P<1..0>	TRUE	TRUE	NC TBT B D2RP<1..0>	25
71	TBT B D2R N<1..0>	TRUE	TRUE	NC TBT B D2RN<1..0>	25
64 25	NC TBT B LSTX	TRUE	TRUE	NC TBT B LSTX	25 64
71 64	NC DP TBTBP ML CP<3..1:2>	TRUE	TRUE	NC DP TBTBP ML CP<3..1:2>	64 71
71 64	NC DP TBTBP ML CN<3..1:2>	TRUE	TRUE	NC DP TBTBP ML CN<3..1:2>	64 71
71 64 25	NC DP TBTBP AUXCH CP	TRUE	TRUE	NC DP TBTBP AUXCH CP	25 64 71
71 64 25	NC DP TBTBP AUXCH CN	TRUE	TRUE	NC DP TBTBP AUXCH CN	25 64 71
25	TP DP TBTSRC ML CP<3>	TRUE	TRUE	NC DP TBTSRC ML CP<3>	25
25	TP DP TBTSRC ML CN<3>	TRUE	TRUE	NC DP TBTSRC ML CN<3>	25
25	TP DP TBTSRC ML CP<2>	TRUE	TRUE	NC DP TBTSRC ML CP<2>	25
25	TP DP TBTSRC ML CN<2>	TRUE	TRUE	NC DP TBTSRC ML CN<2>	25
64 25	NC DP TBTSRC ML CP<1>	TRUE	TRUE	NC DP TBTSRC ML CP<1>	25 64
64 25	NC DP TBTSRC ML CN<1>	TRUE	TRUE	NC DP TBTSRC ML CN<1>	25 64
25	TP DP TBTSRC ML CP<0>	TRUE	TRUE	NC DP TBTSRC ML CP<0>	25
25	TP DP TBTSRC ML CN<0>	TRUE	TRUE	NC DP TBTSRC ML CN<0>	25
64 25	NC DP TBTSRC AUXCH CP	TRUE	TRUE	NC DP TBTSRC AUXCH CP	25 64
64 25	NC DP TBTSRC AUXCH CN	TRUE	TRUE	NC DP TBTSRC AUXCH CN	25 64

15	PCH BT UART D2R
15	PCH BT UART R2D
15	PCH BT UART RTS L
15	PCH BT UART CTS L
15	AUD SPI CS L
15	AUD SPI CLK
15	AUD SPI MISO
15	AUD SPI MOSI
13	HDMITBTMUX LATCH
15	HDD PWR EN
14	WOL EN
15	BT PWRST L
13	HDMITBTMUX FLAG
15	PW PWR EN
15	FW PME L
15	ENET MEDIA SENSE
15	LCD PSR EN
15	LCD IRQ L
13	ODD PWR EN L
13	ENET LOW PWR
13	AUD IP PERIPHERAL DET
13	AUD I2C INT L
13	AP PCIE DEV WAKE

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
Func Test / No Test		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		104 OF 121	
		SHEET	
		64 OF 76	



J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP ISL2 ISL3 ISL4 ISL5 ISL6 ISL7 ISL8 ISL9 ISL10 ISL11 BOTTOM	NO TYPE RGA MEM TERM	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP BOTTOM	Y	=50 OHM SE	=50 OHM SE			
DEFAULT	ISL2 ISL11	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL3 ISL10	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL4 ISL9	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4 OHM SE	TOP BOTTOM	Y	0 310 NM	0 310 NM			
27P4 OHM SE	ISL2 ISL11	Y	0 182 NM	0 182 NM			
27P4 OHM SE	ISL3 ISL10	Y	0 182 NM	0 182 NM			
27P4 OHM SE	ISL4 ISL9	Y	0 182 NM	0 182 NM			
27P4 OHM SE	*	N	100 NM	100 NM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35 OHM SE	TOP BOTTOM	Y	0 195 NM	0 195 NM			
35 OHM SE	ISL2 ISL11	Y	0 125 NM	0 125 NM			
35 OHM SE	ISL3 ISL10	Y	0 125 NM	0 125 NM			
35 OHM SE	ISL4 ISL9	Y	0 125 NM	0 125 NM			
35 OHM SE	*	N	100 NM	100 NM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40 OHM SE	TOP BOTTOM	Y	0 170 NM	0 170 NM			
40 OHM SE	ISL2 ISL11	Y	0 096 NM	0 096 NM			
40 OHM SE	ISL3 ISL10	Y	0 096 NM	0 096 NM			
40 OHM SE	ISL4 ISL9	Y	0 099 NM	0 099 NM			
40 OHM SE	*	N	100 NM	100 NM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45 OHM SE	TOP BOTTOM	Y	0 135 MM	0 135 MM			
45 OHM SE	ISL2 ISL11	Y	0 075 MM	0 075 MM			
45 OHM SE	ISL3 ISL10	Y	0 075 MM	0 075 MM			
45 OHM SE	ISL4 ISL9	Y	0 080 MM	0 080 MM			
45 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50 OHM SE	TOP BOTTOM	Y	0 110 MM	0 110 MM			
50 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55 OHM SE	TOP BOTTOM	Y	0 090 MM	0 090 MM			
55 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70 OHM DIFF	TOP BOTTOM	Y	0 165 NM	0 165 NM		0 110 NM	0 110 NM
70 OHM DIFF	ISL2 ISL11	Y	0 105 NM	0 105 NM		0 100 NM	0 100 NM
70 OHM DIFF	ISL3 ISL10	Y	0 105 NM	0 105 NM		0 100 NM	0 100 NM
70 OHM DIFF	ISL4 ISL9	Y	0 110 NM	0 110NM		0 095 NM	0 095 NM
70 OHM DIFF	*	N	100 NM	100 NM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80 OHM DIFF	TOP BOTTOM	Y	0 132 MM	0 132 MM		0 130 MM	0 130 MM
80 OHM DIFF	ISL2 ISL11	Y	0 081 MM	0 081 MM		0 115 MM	0 115 MM
80 OHM DIFF	ISL3 ISL10	Y	0 081 MM	0 081 MM		0 115 MM	0 115 MM
80 OHM DIFF	ISL4 ISL9	Y	0 088 MM	0 088 MM		0 110 MM	0 110 MM
80 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90 OHM DIFF	TOP BOTTOM	Y	0 115 MM	0 115 MM		0 200 MM	0 200 MM
90 OHM DIFF	ISL2 ISL11	Y	0 070 MM	0 070 MM		0 180 MM	0 180 MM
90 OHM DIFF	ISL3 ISL10	Y	0 070 MM	0 070 MM		0 180 MM	0 180 MM
90 OHM DIFF	ISL4 ISL9	Y	0 076 MM	0 076 MM		0 180 MM	0 180 MM
90 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1 1 SPACING	*	0 100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x DIELECTRIC	TOP BOTTOM	0 071 MM	?
1x DIELECTRIC	ISL3 ISL10	0 053 MM	?
1x DIELECTRIC	ISL4 ISL9	0 050 MM	?
1x DIELECTRIC	*	0 090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73 OHM DIFF	TOP BOTTOM	Y	0 165 NM	0 165 NM		0 150 NM	0 150 NM
73 OHM DIFF	ISL2 ISL11	Y	0 106 NM	0 106 NM		0 150 NM	0 150 NM
73 OHM DIFF	ISL3 ISL10	Y	0 106 NM	0 106 NM		0 150 NM	0 150 NM
73 OHM DIFF	ISL4 ISL9	Y	0 110 NM	0 110 NM		0 150 NM	0 150 NM
73 OHM DIFF	*	N	100 NM	100 NM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85 OHM DIFF	TOP BOTTOM	Y	0 120 MM	0 120 MM		0 150 MM	0 150 MM
85 OHM DIFF	ISL2 ISL11	Y	0 078 MM	0 078 MM		0 160 MM	0 160 MM
85 OHM DIFF	ISL3 ISL10	Y	0 078 MM	0 078 MM		0 160 MM	0 160 MM
85 OHM DIFF	ISL4 ISL9	Y	0 082 MM	0 082 MM		0 140 MM	0 140 MM
85 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS		SYNC DATE=10/24/2015		
PAGE TITLE				
PCB Apple Definitions				
		Apple Inc.		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER		SIZE
		<SCH_NUM>		D
		REVISION		
		<E4LABEL>		
		BRANCH		
		<BRANCH>		
		PAGE		
		110 OF 121		
		SHEET		
		66 OF 76		

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CPU 27P4S	*	27P4 OHM SE	=27P4 OHM SE	=27P4 OHM SE	=27P4 OHM SE	0 100 NM	0 100 NM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU AGTL	TOP BOTTOM	=2x DIELECTRIC	?
CPU AGTL	*	=STANDARD	?

Note CPU 8MIL and CPU ITP can be converted
back to TABLE SPACING RULE
once rdar //10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU 8MIL	*	*	CPU 8MIL 2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU 8MIL 2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU ITP	*	*	CPU ITP 2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU ITP 2ANY	*	=4x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU COMP	CPU COMP	*	CPU COMP 2SELF
CPU COMP	*	*	CPU COMP 2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU COMP 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CPU COMP 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU COMP 2SELF	*	=4x DIELECTRIC	?
CPU COMP 2OTHER	*	=6x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU VCCSENSE	CPU VCCSENSE	*	CPU VCCSENSE 2SELF
CPU VCCSENSE	*	*	CPU VCCSENSE 2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU VCCSENSE 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CPU VCCSENSE 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU VCCSENSE 2SELF	*	=4x DIELECTRIC	?
CPU VCCSENSE 2OTHER	*	=6x DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE 80D	*	80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF
CLK PCIE 80D	*	80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK PCIE	CLK PCIE	*	CLK PCIE 2SELF
CLK PCIE	*	*	CLK PCIE 2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK PCIE 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CLK PCIE 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK PCIE 2SELF	*	=4x DIELECTRIC	?
CLK PCIE 2OTHER	*	=6x DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE CPU TX	PCIE CPU TX	*	PCIE TX2TX
PCIE CPU RX	PCIE CPU RX	*	PCIE RX2RX
PCIE CPU TX	* CPU TX	*	PCIE TX2OTHERTX
PCIE CPU RX	* CPU RX	*	PCIE RX2OTHERRX
PCIE CPU TX	* CPU RX	*	PCIE TX2RX
PCIE CPU RX	* CPU TX	*	PCIE RX2TX
PCIE CPU TX	* TX	*	PCIE 2OTHERHS
PCIE CPU RX	* TX	*	PCIE 2OTHERHS
PCIE CPU TX	* RX	*	PCIE 2OTHERS
PCIE CPU RX	* RX	*	PCIE 2OTHERS
PCIE CPU TX	*	*	PCIE 2OTHER
PCIE CPU RX	*	*	PCIE 2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE TX2TX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE RX2RX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE TX20THERTX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE RX20THERRX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE TX2BX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE RX2TX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE 20THERMS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE 20THER	TOP BOTTOM	=5x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE TX2TX	*	=2 5x DIELECTRIC	?
PCIE RX2RX	*	=2 5x DIELECTRIC	?
PCIE TX20THERTX	*	=4x DIELECTRIC	?
PCIE RX20THERRX	*	=4x DIELECTRIC	?
PCIE TX2RX	*	=6x DIELECTRIC	?
PCIE RX2TX	*	=6x DIELECTRIC	?
PCIE 20THERHS	*	=4x DIELECTRIC	?
PCIE 20THER	*	=3x DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE PCH TX	PCIE PCH TX	*	PCIE TX2TX
PCIE PCH RX	PCIE PCH RX	*	PCIE RX2RX
PCIE PCH TX	* PCH TX	*	PCIE TX2OTHERTX
PCIE PCH RX	* PCH RX	*	PCIE RX2OTHERRX
PCIE PCH TX	* PCH RX	*	PCIE TX2RX
PCIE PCH RX	* PCH TX	*	PCIE RX2TX
PCIE PCH TX	* TX	*	PCIE 2OTHERHS
PCIE PCH RX	* TX	*	PCIE 2OTHERHS
PCIE PCH TX	* RX	*	PCIE 2OTHERHS
PCIE PCH RX	* RX	*	PCIE 2OTHERHS
PCIE PCH TX	*	*	PCIE 2OTHER
PCIE PCH RX	*	*	PCIE 2OTHER

Note: DisplayPort tables are on Page 113


SOURCE 471984 Chief River MS PDG 1 0 and the spacing rule is adjusted per SI team feedback

CPU Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
PECI	CPU PECI	CPU 45G	CPU COMP	CPU PECI	6 38
PM SYNC	PM SYNC	CPU 45G	CPU AGTT	PM SYNC	
PM MEM PWRGD	PM MEM PWRGD	CPU 45G	CPU AGTT	PM MEM PWRGD	
		CPU 45G	CPU ITP	XDP DBRESET L	16 17
		CPU 45G	CPU ITP	XDP CPU PRDY L	6 16 64
		CPU 45G	CPU ITP	XDP CPU PREQ L	6 16 64
		CPU 27G4S	CPU COMP	EDP COMP	
		CPU 27G4S	CPU COMP	CPU PEG COMP	
CPU SM RCOMP<0>	CPU SM RCOMP<0>	CPU 27G4S	CPU COMP	CPU SM RCOMP<0>	6
CPU SM RCOMP<1>	CPU SM RCOMP<1>	CPU 27G4S	CPU COMP	CPU SM RCOMP<1>	6
CPU SM RCOMP<2>	CPU SM RCOMP<2>	CPU 27G4S	CPU COMP	CPU SM RCOMP<2>	6
		CPU 45G	CPU ITR	CPU CFG<11..0>	6 16 64
CPU CATERE L	CPU CATERE L	CPU 45G	CPU AGTT	CPU CATERE L	6 37
		CPU 45G	CPU AGTT	CPU VCCIO SBL	
CPU PROCHOT L	CPU PROCHOT L	CPU 45G	CPU AGTT	CPU PROCHOT L	6 37 38 51
CPU PWRGD	CPU PWRGD	CPU 45G	CPU AGTT	CPU PWRGD	6
PM THRMTRIP L	PM THRMTRIP L	CPU 45G	CPU AGTT	PM THRMTRIP L	15 38
DMI CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	DMI CLK100M CPU P	
DMI CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	DMI CLK100M CPU N	
DPLL REF CLKP	CLK RCTE 80D	CLK RCTE	CLK RCTE	DPLL REF CLKP	
DPLL REF CLKN	CLK RCTE 80D	CLK RCTE	CLK RCTE	DPLL REF CLKN	
ITPCPU CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	ITPCPU CLK100M P	
ITPCPU CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	ITPCPU CLK100M N	
ITPXD CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	ITPXD CLK100M P	
ITPXD CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	ITPXD CLK100M N	
XDP CPU CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	XDP CPU CLK100M P	
XDP CPU CLK100M	CLK RCTE 80D	CLK RCTE	CLK RCTE	XDP CPU CLK100M N	
XDP TDI	CPU 45G	CPU ITP		XDP CPU TDI	6 16 64
XDP TDO	CPU 45G	CPU ITP		XDP CPU TDO	6 16 64
XDP TMS	CPU 45G	CPU ITP		XDP CPU TMS	6 16 64
XDP TCK	CPU 45G	CPU ITP		XDP CPU TCK	6 16 64
XDP TRST L	CPU 45G	CPU ITP		XDP CPUPRCH TRST L	6 12 16 64
XDP BFM L<1..0>	CPU 45G	CPU ITR		XDP BFM L<1..0>	6 16
XDP BFM L<7..2>	CPU 45G	CPU ITR		XDP BFM L<7..2>	6 16
XDP OBSDATA B<3..0>	CPU 45G	CPU ITP		XDP OBSDATA B<3..0>	
CPU CFG<15..12>	CPU 45G	CPU ITP		CPU CFG<15..12>	6 16
XDP CPUERT L	CPU 45G	CPU ITP		XDP CPUERT L	16
CPU VCCSENSE P	SENSE I701 P2MM	CPU VCCSENSE		CPU VCCSENSE P	8 51
CPU VCCSENSE N	SENSE I701 P2MM	CPU VCCSENSE		CPU VCCSENSE N	9 51
CPU VCCIOSENSE P	SENSE I701 P2MM	CPU VCCIOSENSE		CPU VCCIOSENSE P	
CPU VCCIOSENSE N	SENSE I701 P2MM	CPU VCCIOSENSE		CPU VCCIOSENSE N	
CPU AXG SENSE P	SENSE I701 P2MM	CPU VCCSENSE		CPU AXG SENSE P	
CPU AXG SENSE N	SENSE I701 P2MM	CPU VCCSENSE		CPU AXG SENSE N	
CPU VDDO SENSE P	CPU 27G4S	CPU VCCSENSE		CPU VDDO SENSE P	
CPU VDDO SENSE N	CPU 27G4S	CPU VCCSENSE		CPU VDDO SENSE N	
CPU AXG VALSENSE P	CPU 27G4S	CPU VCCSENSE		CPU AXG VALSENSE P	
CPU AXG VALSENSE N	CPU 27G4S	CPU VCCSENSE		CPU AXG VALSENSE N	
CPU VCC VALSENSE P	CPU 27G4S	CPU VCCSENSE		CPU VCC VALSENSE P	
CPU VCC VALSENSE N	CPU 27G4S	CPU VCCSENSE		CPU VCC VALSENSE N	
CPU VIDALERT L	CPU 45G	CPU COMP		CPU VIDALERT L	8 51
CPU VIDSCIK	CPU 45G	CPU COMP		CPU VIDSCIK	8 51
CPU VIDSOUT	CPU 45G	CPU COMP		CPU VIDSOUT	8 51
PCIE CPU SSD R2D	PCIE 80D	PCIE CPU TX		PCIE SSD R2D C P<3..0>	12 30
PCIE CPU SSD R2D	PCIE 80D	PCIE CPU TX		PCIE SSD R2D C N<3..0>	12 30
	PCIE 80D	PCIE CPU TX		PCIE SSD R2D P<3..0>	30 64
	PCIE 80D	PCIE CPU TX		PCIE SSD R2D N<3..0>	30 64
	PCIE 80D	PCIE CPU RX		PCIE SSD D2R C P<3..0>	
	PCIE 80D	PCIE CPU RX		PCIE SSD D2R C N<3..0>	
PCIE CPU SSD D2R	PCIE 80D	PCIE CPU RX		PCIE SSD D2R P<3..0>	12 30 64
PCIE CPU SSD D2R	PCIE 80D	PCIE CPU RX		PCIE SSD D2R N<3..0>	12 30 64
PCIE CLK100M SSD	CLK RCTE 80D	CLK RCTE		PCIE CLK100M SSD P	12 30 64
PCIE CLK100M SSD	CLK RCTE 80D	CLK RCTE		PCIE CLK100M SSD N	12 30 64
DP TBT ML	DP 80D	DP TX		DP TBTSNK0 ML P<3..0>	25
DP TBT ML	DP 80D	DP TX		DP TBTSNK0 ML N<3..0>	25
DP TBT ML	DP 80D	DP TX		DP TBTSNK0 ML C P<3..0>	5 25
DP TBT ML	DP 80D	DP TX		DP TBTSNK0 ML C N<3..0>	5 25
DP TBT AUXCH	DP 80D	DP AUX		DP TBTSNK0 AUXCH P	25
DP TBT AUXCH	DP 80D	DP AUX		DP TBTSNK0 AUXCH N	25
DP TBT	DP 80D	DP AUX		DP TBTSNK0 AUXCH C P	13 25
DP TBT	DP 80D	DP AUX		DP TBTSNK0 AUXCH C N	13 25
DP TBT ML	DP 80D	DP TX		DP TBTSNK1 ML P<3..0>	25
DP TBT ML	DP 80D	DP TX		DP TBTSNK1 ML N<3..0>	25
DP TBT ML	DP 80D	DP TX		DP TBTSNK1 ML C P<3..0>	5 18
DP TBT ML	DP 80D	DP TX		DP TBTSNK1 ML C N<3..0>	5 18
DP TBT AUXCH	DP 80D	DP AUX		DP TBTSNK1 AUXCH P	25
DP TBT AUXCH	DP 80D	DP AUX		DP TBTSNK1 AUXCH N	25
DP TBT	DP 80D	DP AUX		DP TBTSNK1 AUXCH C P	13 18
DP TBT	DP 80D	DP AUX		DP TBTSNK1 AUXCH C N	13 18
DP INT ML	DP 80D	DP TX		DP INT ML P<3..0>	60 64
DP INT ML	DP 80D	DP TX		DP INT ML N<3..0>	60 64
DP INT ML	DP 80D	DP TX		DP INT ML C P<3..0>	5 60 64
DP INT ML	DP 80D	DP TX		DP INT ML C N<3..0>	5 60 64
DP INT AUXCH	DP 80D	DP AUX		DP INT AUX CH C P	60 64
DP INT AUXCH	DP 80D	DP AUX		DP INT AUX CH C N	60 64
DP INT AUXCH	DP 80D	DP AUX		DP INT AUXCH C P	5 60
DP INT AUXCH	DP 80D	DP AUX		DP INT AUXCH C N	5 60
DP INT AUXCH	DP 80D	DP AUX		DP INT AUXCH P	
	DP 80D	DP AUX		DP INT AUXCH N	

PCIe SSD

DP

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
PAGE TITLE			
CPU Constraints			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		111	OF 121
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		67	OF 76

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA 80D	*	80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA ICOMP	*	=4x DIELECTRIC	?

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH USB RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3 PCH TX	USB3 PCH TX	*	USB3 TX2TX	USB3 TX2TX	TOP BOTTOM	=5X DIELECTRIC	?
USB3 PCH RX	USB3 PCH RX	*	USB3 RX2RX	USB3 RX2RX	TOP BOTTOM	=5X DIELECTRIC	?
USB3 PCH TX	* PCH TX	*	USB3 TX2OTHERTX	USB3 TX2OTHERTX	TOP BOTTOM	=5X DIELECTRIC	?
USB3 PCH RX	* PCH RX	*	USB3 RX2OTHERRX	USB3 RX2OTHERRX	TOP BOTTOM	=5X DIELECTRIC	?
USB3 PCH TX	* PCH RX	*	USB3 TX2RX	USB3 TX2RX	TOP BOTTOM	=7X DIELECTRIC	?
USB3 PCH RX	* PCH TX	*	USB3 RX2TX	USB3 RX2TX	TOP BOTTOM	=7X DIELECTRIC	?
USB3 PCH TX	* TX	*	USB3 2OTHERHS	USB3 2OTHERHS	TOP BOTTOM	=6X DIELECTRIC	?
USB3 PCH RX	* TX	*	USB3 2OTHERHS	USB3 2OTHER	TOP BOTTOM	=5X DIELECTRIC	?
USB3 PCH TX	* RX	*	USB3 2OTHERHS				
USB3 PCH RX	* RX	*	USB3 2OTHERHS				
USB3 PCH TX	*	*	USB3 2OTHER				
USB3 PCH RX	*	*	USB3 2OTHER				

SOURCE 471984 Cheif River MS PDG 1 0 and the spacing rule is adjusted per SI team feedback

PCH Net Properties


[illegible]

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYMC MASTER=CLEAN J43		SYMC DATE=11/13/2012		
PAGE TITLE				
PCH Constraints 1				
	Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
			REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			<BRANCH>	
			PAGE	112 OF 121
			SHEET	68 OF 76

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CLK LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x DIELECTRIC	?
CLK LPC	*	=4x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB 45S R 50S	TOP BOTTOM	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE		
SMB 45S R 50S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK SLOW 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK SLOW	*	=4x DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH ITP	*	=2 1 SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP 80D	*	80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP 2DP	*	=3x DIELECTRIC	?
DP 20OTHERHS	*	=4x DIELECTRIC	?
DP 20OTHER	*	=3x DIELECTRIC	?
DP AUX	*	=3x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP 2DP	TOP BOTTOM	=4x DIELECTRIC	?
DP 20THERHS	TOP BOTTOM	=6x DIELECTRIC	?
DP 20THER	TOP BOTTOM	=4x DIELECTRIC	?
DP AUX	TOP BOTTOM	=4x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP TX	DP TX	*	DP 2DP
DP TX	* TX	*	DP 2OTHERMS
DP TX	* RX	*	DP 2OTHERMS
DP TX	*	*	DP 2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK SLOW 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CLK 25M 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
















SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x DIELECTRIC	?
CLK_25M	*	=5x DIELECTRIC	?

NOTE 25MHz system clocks very sensitive to noise

PCH Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_45S	LPC	LPC_AD<3...0>
	LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L
		LPC_45S	LPC	LPCPLUS_RESET_L
	LPC_CLK32M	CLK LPC_45S	CLK LPC	LPC_CLK24M_SMC
		CLK LPC_45S	CLK LPC	LPC_CLK24M_SMC_R
	LPC_CLK32M	CLK LPC_45S	CLK LPC	LPC_CLK24M_LPCPLUS
		CLK LPC_45S	CLK LPC	LPC_CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_O_CLK	SMB_45S_R_50S	SMB	SMB_PCH_O_CLK
	SMBUS_PCH_O_DATA	SMB_45S_R_50S	SMB	SMB_PCH_O_DATA
	SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK
		HDA_45S	HDA	HDA_BIT_CLK_R
	HDA_SYNC	HDA_45S	HDA	HDA_SYNC
		HDA_45S	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L
		HDA_45S	HDA	HDA_RST_L
	HDA_SDIO0	HDA_45S	HDA	HDA_SDIO0
		HDA_45S	HDA	HDA_SDOUT
		HDA_45S	HDA	HDA_SDOUT_R
	PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R
		CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K
	SPI_CLK	SPI_45S	SPI	SPI_CLK_R
		SPI_45S	SPI	SPI_CLK
	SPI_MOSI	SPI_45S	SPI	SPI_MOSI_R
		SPI_45S	SPI	SPI_MOSI
	SPI_MISO	SPI_45S	SPI	SPI_MISO
		SPI_45S	SPI	SPI_MISO_R
	SPI_CS0	SPI_45S	SPI	SPI_CS0_R_L
		SPI_45S	SPI	SPI_CS0_L
		SPI_45S	SPI	SPI_SMC_CLK
		SPI_45S	SPI	SPI_SMC_MOSI
		SPI_45S	SPI	SPI_SMC_MISO
		SPI_45S	SPI	SPI_SMC_CS_L
		SPI_45S	SPI	SPI_MLB_CLK
		SPI_45S	SPI	SPI_MLB_I00_MOSI
		SPI_45S	SPI	SPI_MLB_I01_MISO
		SPI_45S	SPI	SPI_MLB_CS_L
		SPI_45S	SPI	SPI_I0<2>
		SPI_45S	SPI	SPI_I02_R
		SPI_45S	SPI	SPI_MLB_I02_WP_L
		SPI_45S	SPI	SPI_I0<3>
		SPI_45S	SPI	SPI_I03_R
		SPI_45S	SPI	SPI_MLB_I03_HOLD_L
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_AP_P
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_AP_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3...0>
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3...0>
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3...0>
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3...0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3...0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3...0>
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3...0>
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3...0>
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_TBT_P
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_TBT_N
		CLK PCIE_80D	CLK PCIE	PEG_CLK100M_P
		CLK PCIE_80D	CLK PCIE	PEG_CLK100M_N
	XDP_TDI	PCH_45S	PCH_TPE	XDP_PCH_TDI
	XDP_TDO	PCH_45S	PCH_TPE	XDP_PCH_TDO
	XDP_TMS	PCH_45S	PCH_TPE	XDP_PCH_TMS
	XDP_TCK	PCH_45S	PCH_TPE	XDP_PCH_TCK
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P
	PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N
		PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P
		PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N
	PCIE_CLK100M_CAMERA	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_CAMERA_P
	PCIE_CLK100M_CAMERA	CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_CAMERA_N
		CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_CAMERA_C_P
		CLK PCIE_80D	CLK PCIE	PCIE_CLK100M_CAMERA_C_N

Clock Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE		
		PHYSICAL	SPACING	
	SYSCLK CLK32K RTC	CLK 32M 45S	CLK 32M	SYSCLK CLK32K RTCX1
	SYSCLK CLK25M SB	CLK 25M 45S	CLK 25M	SYSCLK CLK25M CAMERA
		CLK 25M 45S	CLK 25M	CLK25M CAM CLKP
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALP R
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALP
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALN
		CLK 25M 45S	CLK 25M	CLK25M CAM CLKIN
	SYSCLK CLK25M TBT	CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT R
	SYSCLK CLK25M X1	CLK 25M 45S	CLK 25M	SYSCLK CLK25M X1
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M X2
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M X2 R
		CLK 25M 45S	CLK 25M	SDCLK CLK25M X2
		CLK 25M 45S	CLK 25M	SDCLK CLK25M X2 R
		CLK 25M 45S	CLK 25M	SDSClk CLK25M X1

8

7

6

5

4

3

2

1

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI 85D	*	81_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI 20THER	*	6X DIELECTRIC	?	MIPI 20THER	TOP BOTTOM	6X DIELECTRIC	?
MIPI 2CLK	*	6X DIELECTRIC	?	MIPI 2CLK	TOP BOTTOM	6X DIELECTRIC	?
MIPICLK 20THER	*	7X DIELECTRIC	?	MIPICLK 20THER	TOP BOTTOM	10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI DATA	*	*	MIPI 20THER
MIPI DATA	CLK MIPI	*	MIPI 2CLK
CLK MIPI	*	*	MIPICLK 20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2 MEM 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
S2 MEM 85D	*	85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2 DATA2SELF	*	=2x_DIELECTRIC	?	S2 DATA2SELF	TOP BOTTOM	=4x DIELECTRIC	?
S2 DQS2OWNDDATA	*	=2x_DIELECTRIC	?	S2 DQS2OWNDDATA	TOP BOTTOM	=4x DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP BOTTOM	=4x DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP BOTTOM	=4x DIELECTRIC	?
S2 CTRL2CTRL	*	=2x_DIELECTRIC	?	S2 CTRL2CTRL	TOP BOTTOM	=4x DIELECTRIC	?
S2 20THERMEM	*	=4x_DIELECTRIC	?	S2 20THERMEM	TOP BOTTOM	=6x DIELECTRIC	?
S2MEM 2PWR	*	=2x_DIELECTRIC	?	S2MEM 2PWR	TOP BOTTOM	=4x DIELECTRIC	?
S2MEM 2GND	*	=2x_DIELECTRIC	?	S2MEM 2GND	TOP BOTTOM	=4x DIELECTRIC	?
S2MEM 20THER	*	=6x_DIELECTRIC	?	S2MEM 20THER	TOP BOTTOM	=10x DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2 MEM DATA*	*	*	S2MEM 20THER
S2 MEM DQS*	*	*	S2MEM 20THER
S2_MEM_CMD	*	*	S2MEM 20THER
S2_MEM_CTRL	*	*	S2MEM 20THER
S2_MEM_CLK	*	*	S2MEM 20THER
S2 MEM DATA*	=SAME	*	S2 DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2 CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2 20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2 MEM DATA1	*	S2 DQS2OWNDDATA
S2_MEM_DQS0	S2 MEM DATA0	*	S2 DQS2OWNDDATA











Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
	S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM CAM CLK P	31 32
	S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM CAM CLK N	31 32
	S2 MEM CNTL	S2 MEM 45S	S2 MEM CTRL	MEM CAM_CKE	31 32
	S2 MEM CNTL	S2 MEM 45S	S2 MEM CTRL	MEM CAM CS_L	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM CAM ODT	32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM CAM CAS_L	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM CAM RAS_L	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM WE_L	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<0>	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<1>	31 32
	S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<2>	31 32
	S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM CAM DQS P<0>	31 32
	S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM CAM DQS N<0>	31 32
	S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM CAM DQS P<1>	31 32
	S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM CAM DQS N<1>	31 32
	S2 MEM DATA 0	S2 MEM 45S	S2 MEM DATA0	MEM CAM DM<0>	31 32
	S2 MEM DATA 1	S2 MEM 45S	S2 MEM DATA1	MEM CAM DM<1>	31 32
	S2 MEM A	S2 MEM 45S	S2 MEM CMD	MEM CAM A<14..0>	31 32
	S2 MEM DATA 0	S2 MEM 45S	S2 MEM DATA0	MEM CAM DQ<7..0>	31 32
	S2 MEM DATA 1	S2 MEM 45S	S2 MEM DATA1	MEM CAM DQ<15..8>	31 32
	MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA P	31 32
	MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA N	31 32
	MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA CONN P	32 64
	MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA CONN N	32 64
	MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK P	31 32
	MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK N	31 32
	MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK CONN P	32 64
	MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK CONN N	32 64
			S2 MEM_PWR	PP1V35 CAM	31 32
			S2 MEM_PWR	PP0V675 CAM VREF	31 32
			S2 MEM_PWR	PP0V675 MEM CAM VREFCA	32
			S2 MEM_PWR	PP0V675 MEM CAM VREFDO	32

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01 DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01 DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
SMBUS SMC 0 S0 SCL	SMR 45S R 50S	SMR	SMBUS SMC 0 S0 SCL	37	40 60
	SMR 45S R 50S	SMR	SMBUS SMC 0 S0 SDA	37	40 60
SMBUS SMC 1 S0 SCL	SMR 45S R 50S	SMR	SMBUS SMC 1 S0 SCL	14	32 37 40 43 44 64 69
	SMR 45S R 50S	SMR	SMBUS SMC 1 S0 SDA	14	32 37 40 43 44 64 69
SMBUS SMC 2 S3 SCL	SMR 45S R 50S	SMR	SMBUS SMC 2 S3 SCL	37	40 61 65
	SMR 45S R 50S	SMR	SMBUS SMC 2 S3 SDA	37	40 61 65
SMBUS SMC 3 SCL	SMR 45S R 50S	SMR	SMBUS SMC 3 SCL	36	37 40 44 64
	SMR 45S R 50S	SMR	SMBUS SMC 3 SDA	36	37 40 44 64
SMBUS SMC 5 G3 SCL	SMR 45S R 50S	SMR	SMBUS SMC 5 G3 SCL	37	40 48 50 64
	SMR 45S R 50S	SMR	SMBUS SMC 5 G3 SDA	37	40 48 50 64


SMBus Charger Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
SENSE DIFFPAIR	2T01 DIFFPAIR		CHGR CSI P	50	
	2T01 DIFFPAIR		CHGR CSI N	50	
SENSE DIFFPAIR	2T01 DIFFPAIR		CHGR CSI R P	50	
	2T01 DIFFPAIR		CHGR CSI R N	50	
SENSE DIFFPAIR	2T01 DIFFPAIR		CHGR CSO P	50	
	2T01 DIFFPAIR		CHGR CSO N	50	
SENSE DIFFPAIR	2T01 DIFFPAIR		CHGR CSO R P	43	50
	2T01 DIFFPAIR		CHGR CSO R N	43	50

SYNC MASTER=CONSTRAINTS

SYNC DATE=09/25/2012

SMC Constraints

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED







PAGE

117 OF 121

SHEET


73 OF 76


DCBA

	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS 3V3 S0 P
	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS 3V3 S0 N
	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS CAMERA P
	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS CAMERA N
	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS P3V3 S0 N
	SENSE DIFFPAIR	SENSE 1TO1 45S	SENSE	ISNS P3V3 S0 P
				ISNS 1V05 S0 P

SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS SSD P
SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS LCDBLKT N
SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS LCDBLKT P
SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS PANEL N
SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS PANEL P
SENSE	FILEDATE	SENSE	1701	45G	SENSE	ISNS HS_GAIN N

SYNC MASTER=J41 MLB SYNC DATE=12/07/2012

Project Specific Constraints		DRAWING NUMBER		SIZE	
 Apple Inc.		<SCH_NUM>		<SCH_NUM>	
		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		118 OF 121	
		SHEET		74 OF 76	

Project Specific Constraints		DRAWING NUMBER		SIZE	
 Apple Inc.		<SCH_NUM>		<SCH_NUM>	
		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		118 OF 121	
		SHEET		74 OF 76	

www.laptop-schematics.com


PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SD_45SE	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE		


www.laptop-schematics.com

SD Card Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
E117 SDATA	SD_45SE		SDCONN DATA<0..3>	33 34
E118 SDCLK	SD_45SE		SDCONN CLK	33 34
E119	SD_45SE		SDCONN WP	33 34
E120	SD_45SE		SDCONN CMD	33 34
E121	SD_45SE		SDCONN DETECT L	33 34
E122	SD_45SE	SPI	SD SPI CLK	34
E123	SD_45SE	SPI	SD SPI CS L	34
E124	SD_45SE	SPI	SD SPI MOSI	34
E125	SD_45SE	SPI	SD SPI MISO	34
E126	CLK_25M_45S		SDCLK CLK 25M X1	34 69
E127	CLK_25M_45S		SDCLK CLK25M X2 R	34 69

www.laptop-schematics.com


SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		119 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		75 OF 76	



SYNC MASTER=J41 MLB

SYNC DATE=07/03/2012

Reference

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
121 OF 121

SHEET
76 OF 76